Administrator: Eingabeaufforderung Coreinfo v3.31 — Dump information on system CPU and memory topology Copyright (C) 2008–2014 Mark Russinovich Sysinternals — www.sysinternals.com Intel(R) Core(TM)2 Duo CPU E6850 @ 3.00GHz
x86 Family 6 Model 15 Stepping 11, GenuineIntel
Microcode signature: 000000B6
HTT * Hyperthreading enabled
HYPERUISOR - Hypervisor is present
UMX * Supports Intel hardware-assisted virtualization
SUM - Supports AMD hardware-assisted virtualization
X64 * Supports 64-bit mode SMX Skinit Supports Intel trusted execution Supports AMD SKINIT NX SMEP SMAP PAGE1GB

Supports no-execute page protection
Supports Supervisor Mode Execution Prevention
Supports Supervisor Mode Access Prevention
Supports 1 GB large pages
Supports > 32-bit physical addresses
Supports Page Attribute Table
Supports 4 MB pages
Supports > 32-bit address 4 MB pages
Supports global bit in page tables
Supports bus snooping for cache operations
Supports Virtual-8086 mode
Supports direct GS/FS base access PAGEIGB PAE PAT PSE PSE36 PGE SS UME RDWRFSGSBASE

FPU MMX MMXEXT 3DNOW 3DNOWEXT Implements i387 floating point instructions Supports MMX instruction set Implements AMD MMX extensions Supports 3DNow! instructions Supports 3DNow! extension instructions Supports Streaming SIMD Extensions Supports Streaming SIMD Extensions 2 Supports Streaming SIMD Extensions 3 Supports Streaming SIMD Extensions 3 Supports Streaming SIMD Extensions 3 Supports Streaming SIMDR Extensions 4a Supports Streaming SIMD Extensions 4.1 Supports Streaming SIMD Extensions 4.2 **---*** SSE SSE2 SSE3 SSSE3

SSE4a SSE4.1 SSE4.2 AES AUX FMA MSR MTRR XSAUE OSXSAUE RDRAND RDSEED Supports AES extensions
Supports AUX intruction extensions
Supports FMA extensions using YMM state
Implements RDMSR/WRMSR instructions
Supports Memory Type Range Registers
Supports XSAUE/XRSTOR instructions
Supports XSETBU/XGETBU instructions
Supports RDRAND instruction
Supports RDSEED instruction

Supports RDSEED instruction
Supports CMOUCC instruction
Supports CLFLUSH instruction
Supports compare and exchange 8-byte instructions
Supports CMPXCHG16B instruction
Supports bit manipulation extensions 1
Supports bit manipulation extensions 2
Supports ADCX/ADOX instructions
Supports prefetch from memory-mapped device
Supports half-precision instruction
Supports FXSAUE/FXSTOR instructions
Supports optimized FXSAUE/FSRSTOR instruction
Supports MONITOR and MWAIT instructions
Supports MONITOR and MWAIT instructions
Supports Enhanced REP MOUSB/STOSB
Supports PCLMULDQ instruction
Supports POPCNT instruction
Supports LZCNT instruction
Supports LAHF/SAHF instructions in 64-bit mode
Supports Restricted Transactional Memory instructions
Supports Restricted Transactional Memory instructions CMOU CLFSH CX8 CX16 BMI1 BMI2 ADX DCA ***

DCA F16C FXSR FFXSR MONITOR MOUBE ERMSB PCLMULDQ POPCNT LZCNT SEP LAHF—SAHF HLE RTM

RTM

DE

DTES64

DS

DS-CPL

PCID

INUPCID

PDCM

RDTSCP

TSC

TSC

TSC-DEADLINE

TSC-INUARIANT

XTPR Supports I/O breakpoints including CR4.DE Can write history of 64-bit branch addresses Implements memory-resident debug buffer Supports Debug Store feature with CPL Supports PCIDs and settable CR4.PCIDE Supports INUPCID instruction Supports Performance Capabilities MSR Supports RDTSCP instruction Supports RDTSC instruction Local APIC supports one-shot deadline timer TSC runs at constant rate Supports disabling task priority messages * * * * - -

× EIST ACPI TM TM2 APIC ×2APIC Supports Enhanced Intel Speedstep
Implements MSR for power management
Implements thermal monitor circuitry
Implements Thermal Monitor 2 control
Implements software-accessible local APIC
Supports x2APIC

MCE MCA PBE Supports Machine Check, INT18 and CR4.MCE Implements Machine Check Architecture Supports use of FERR#/PBE# pin PSN Implements 96-bit processor serial number PREFETCHW Supports PREFETCHW instruction

L1 data cache mode adaptive or BIOS

32 KB, Assoc 32 KB, Assoc

8, LineSize 8, LineSize

Maximum implemented CPUID leaves: 0000000A (Basic), 80000008 (Extended).

Logical to Physical Processor Map: *- Physical Processor 0 -* Physical Processor 1 Logical Processor to Socket Map: ** Socket 0

Logical Processor to NUMA Node Map: ** NUMA Node O No NUMA nodes.